# J111, J112

# **JFET Chopper Transistors**

## **N-Channel** — Depletion

#### **Features**

• Pb-Free Packages are Available\*

#### **MAXIMUM RATINGS**


| Rating  | Symbol                            | Value       | Unit        |
|---|-----------------------------------|-------------|-------------|
| Drain-Gate Voltage  | $V_{DG}$                          | -35         | Vdc         |
| Gate - Source Voltage   | V <sub>GS</sub>                   | -35         | Vdc         |
| Gate Current  | I <sub>G</sub>                    | 50          | mAdc        |
| Total Device Dissipation @ T <sub>A</sub> = 25°C<br>Derate above = 25°C | P <sub>D</sub>                    | 350<br>2.8  | mW<br>mW/°C |
| Lead Temperature  | TL                                | 300         | ∘C          |
| Operating and Storage Junction<br>Temperature Range                     | T <sub>J</sub> , T <sub>stg</sub> | -65 to +150 | °C          |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.




#### ON Semiconductor®

#### http://onsemi.com





#### **MARKING DIAGRAM**



J11x = Device Code

x = 1 or 2

A = Assembly Location

Y = Year WW = Work Week

■ = Pb–Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## J111, J112

#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

| Characteristic   |              | Symbol  | Min              | Max         | Unit |
|--|--------------|---|------------------|-------------|------|
| OFF CHARACTERISTICS  | <u> </u>     |   |                  |             |      |
| Gate – Source Breakdown Voltage ( $I_G = -1.0 \mu Adc$ )                                       |              | V <sub>(BR)GSS</sub>                            | 35               | -           | Vdc  |
| Gate Reverse Current<br>(V <sub>GS</sub> = -15 Vdc)  |              | I <sub>GSS</sub>                                | _                | -1.0        | nAdc |
| Gate Source Cutoff Voltage ( $V_{DS} = 5.0 \text{ Vdc}, I_D = 1.0 \mu\text{Adc}$ )             | J111<br>J112 | V <sub>GS(off)</sub>                            | -3.0<br>-1.0     | -10<br>-5.0 | Vdc  |
| Drain–Cutoff Current ( $V_{DS} = 5.0 \text{ Vdc}$ , $V_{GS} = -10 \text{ Vdc}$ )               |              | I <sub>D(off)</sub>                             | _                | 1.0         | nAdc |
| ON CHARACTERISTICS   |              |   |                  |             |      |
| Zero-Gate-Voltage Drain Current <sup>(1)</sup><br>(V <sub>DS</sub> = 15 Vdc)                   | J111<br>J112 | I <sub>DSS</sub>                                | 20<br>5.0<br>2.0 | -<br>-<br>- | mAdc |
| Static Drain–Source On Resistance<br>(V <sub>DS</sub> = 0.1 Vdc)                               | J111<br>J112 | r <sub>DS(on)</sub>                             |                  | 30<br>50    | Ω    |
| Drain Gate and Source Gate On–Capacitance (V <sub>DS</sub> = V <sub>GS</sub> = 0, f = 1.0 MHz) |              | C <sub>dg(on)</sub><br>+<br>C <sub>sg(on)</sub> | _                | 28          | pF   |
| Drain Gate Off–Capacitance<br>(V <sub>GS</sub> = -10 Vdc, f = 1.0 MHz)                         |              | $C_{dg(off)}$                                   | _                | 5.0         | pF   |
| Source Gate Off–Capacitance<br>(V <sub>GS</sub> = -10 Vdc, f = 1.0 MHz)                        |              | C <sub>sg(off)</sub>                            | -                | 5.0         | pF   |


<sup>1.</sup> Pulse Width = 300  $\mu$ s, Duty Cycle = 3.0%.

## **ORDERING INFORMATION**

| Device    | Package            | Shipping <sup>†</sup>    |
|-----------|--------------------|--------------------------|
| J111RL1   | TO-92              |                          |
| J111RL1G  | TO-92<br>(Pb-Free) | 2000 Units / Tape & Reel |
| J111RLRA  | TO-92              |                          |
| J111RLRAG | TO-92<br>(Pb-Free) | 2000 Units / Tape & Reel |
| J111RLRP  | TO-92              |                          |
| J111RLRPG | TO-92<br>(Pb-Free) | 2000 Units / Tape & Reel |
| J112      | TO-92              |                          |
| J112G     | TO-92<br>(Pb-Free) | 1000 Units / Bulk        |
| J112RL1   | TO-92              |                          |
| J112RL1G  | TO-92<br>(Pb-Free) | 2000 Units / Tape & Reel |
| J112RLRA  | TO-92              |                          |
| J112RLRAG | TO-92<br>(Pb-Free) | 2000 Units / Tape & Reel |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### TYPICAL SWITCHING CHARACTERISTICS



1000 **I** T<sub>J</sub> = 25°C 500  $V_{GS(off)} = 12 V$  $R_K = R_D$ = 7.0 V J112 200 J113 = 5.0 V100 TIME 50 RISE. 20 10  $R_{\kappa} = 0$ 5.0 2.0 1.0 0.5 0.7 1.0 5.0 7.0 10 20 30 50 In, DRAIN CURRENT (mA)

Figure 1. Turn-On Delay Time

Figure 2. Rise Time






Figure 3. Turn-Off Delay Time

Figure 4. Fall Time




Figure 5. Switching Time Test Circuit


#### NOTE 1

The switching characteristics shown above were measured using a test circuit similar to Figure 5. At the beginning of the switching interval, the gate voltage is at Gate Supply Voltage ( $-V_{GG}$ ). The Drain–Source Voltage ( $V_{DS}$ ) is slightly lower than Drain Supply Voltage ( $V_{DD}$ ) due to the voltage divider. Thus Reverse Transfer Capacitance ( $C_{rss}$ ) or Gate–Drain Capacitance ( $C_{gd}$ ) is charged to  $V_{GG} + V_{DS}$ .

During the turn–on interval, Gate–Source Capacitance  $(C_{gs})$  discharges through the series combination of  $R_{Gen}$  and  $R_K$ .  $C_{gd}$  must discharge to  $V_{DS(on)}$  through  $R_G$  and  $R_K$  in series with the parallel combination of effective load impedance  $(R'_D)$  and Drain–Source Resistance  $(r_{ds})$ . During the turn–off, this charge flow is reversed.

Predicting turn—on time is somewhat difficult as the channel resistance  $r_{ds}$  is a function of the gate—source voltage. While  $C_{gs}$  discharges,  $V_{GS}$  approaches zero and  $r_{ds}$  decreases. Since  $C_{gd}$  discharges through  $r_{ds}$ , turn—on time is non—linear. During turn—off, the situation is reversed with  $r_{ds}$  increasing as  $C_{gd}$  charges.


The above switching curves show two impedance conditions; 1)  $R_K$  is equal to  $R_D$ , which simulates the switching behavior of cascaded stages where the driving source impedance is normally the load impedance of the previous stage, and 2)  $R_K = 0$  (low impedance) the driving source impedance is that of the generator.



10 7.0 5.0 3.0 T<sub>channel</sub> = 25°C (Cds IS NEGLIGIBLE) 2.0 1.5 1.0 0.03 0.05 0.1 0.3 0.5 1.0 3.0 5.0 10 30 V<sub>R</sub>, REVERSE VOLTAGE (VOLTS)

Figure 6. Typical Forward Transfer Admittance

Figure 7. Typical Capacitance







Figure 8. Effect of Gate-Source Voltage On Drain-Source Resistance

Figure 9. Effect of Temperature On Drain-Source On-State Resistance



#### NOTE 2

The Zero–Gate–Voltage Drain Current ( $I_{DSS}$ ), is the principle determinant of other J-FET characteristics. Figure 10 shows the relationship of Gate–Source Off Voltage ( $V_{GS(off)}$  and Drain–Source On Resistance ( $r_{ds(on)}$ ) to  $I_{DSS}$ . Most of the devices will be within  $\pm 10\%$  of the values shown in Figure 10. This data will be useful in predicting the characteristic variations for a given part number.

For example:


Unknown

 $r_{ds(on)}$  and  $V_{GS}$  range for an J112  $\,$ 

The electrical characteristics table indicates that an J112 has an  $I_{DSS}$  range of 25 to 75 mA. Figure 10, shows  $r_{ds(on)}\!=\!52~\Omega$  for  $I_{DSS}\!=\!25$  mA and 30  $\Omega$  for  $I_{DSS}\!=\!75$  mA. The corresponding  $V_{GS}$  values are 2.2 V and 4.8 V.


Figure 10. Effect of I<sub>DSS</sub> On Drain-Source Resistance and Gate-Source Voltage





**TO-92 (TO-226)** CASE 29-11 **ISSUE AM** 

**DATE 09 MAR 2007** 




STRAIGHT LEAD **BULK PACK** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
  4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

|     | INCHES |       | MILLIN | IETERS |
|-----|--------|-------|--------|--------|
| DIM | MIN    | MAX   | MIN    | MAX    |
| Α   | 0.175  | 0.205 | 4.45   | 5.20   |
| В   | 0.170  | 0.210 | 4.32   | 5.33   |
| С   | 0.125  | 0.165 | 3.18   | 4.19   |
| D   | 0.016  | 0.021 | 0.407  | 0.533  |
| G   | 0.045  | 0.055 | 1.15   | 1.39   |
| Н   | 0.095  | 0.105 | 2.42   | 2.66   |
| 7   | 0.015  | 0.020 | 0.39   | 0.50   |
| K   | 0.500  |       | 12.70  |        |
| L   | 0.250  |       | 6.35   |        |
| N   | 0.080  | 0.105 | 2.04   | 2.66   |
| Р   |        | 0.100 |        | 2.54   |
| R   | 0.115  |       | 2.93   |        |
| ٧   | 0.135  |       | 3.43   |        |



**BENT LEAD** TAPE & REEL AMMO PACK



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
  4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

|     | MILLIMETERS |      |  |  |  |
|-----|-------------|------|--|--|--|
| DIM | MIN         | MAX  |  |  |  |
| Α   | 4.45        | 5.20 |  |  |  |
| В   | 4.32        | 5.33 |  |  |  |
| С   | 3.18        | 4.19 |  |  |  |
| D   | 0.40        | 0.54 |  |  |  |
| G   | 2.40        | 2.80 |  |  |  |
| J   | 0.39        | 0.50 |  |  |  |
| K   | 12.70       |      |  |  |  |
| N   | 2.04        | 2.66 |  |  |  |
| P   | 1.50        | 4.00 |  |  |  |
| R   | 2.93        |      |  |  |  |
| V   | 3.43        |      |  |  |  |

## **STYLES ON PAGE 2**

| DOCUMENT NUMBER: | 98ASB42022B               | Electronic versions are uncontrolle                                  | '           |  |
|------------------|---------------------------|--|-------------|--|
| STATUS:          | ON SEMICONDUCTOR STANDARD | accessed directly from the Document versions are uncontrolled except |             |  |
| NEW STANDARD:    |                           | "CONTROLLED COPY" in red.  |             |  |
| DESCRIPTION:     | TO-92 (TO-226)            |  | PAGE 1 OF 3 |  |

# **TO-92 (TO-226)** CASE 29-11

# ISSUE AM

#### DATE 09 MAR 2007

| STYLE 1:<br>PIN 1.<br>2.<br>3.  | EMITTER<br>BASE<br>COLLECTOR        | STYLE 2:<br>PIN 1.<br>2.<br>3.  | BASE<br>EMITTER<br>COLLECTOR               | STYLE 3:<br>PIN 1.<br>2.<br>3.  | ANODE<br>ANODE<br>CATHODE           | STYLE 4:<br>PIN 1.<br>2.<br>3.  | CATHODE<br>CATHODE<br>ANODE           | STYLE 5:<br>PIN 1.<br>2.<br>3.  | DRAIN<br>SOURCE<br>GATE |
|---------------------------------|-------------------------------------|---------------------------------|--|---------------------------------|-------------------------------------|---------------------------------|---------------------------------------|---------------------------------|-------------------------|
| STYLE 6:<br>PIN 1.<br>2.<br>3.  | GATE<br>SOURCE & SUBSTRATE<br>DRAIN | STYLE 7:<br>PIN 1.<br>2.<br>3.  | SOURCE<br>DRAIN<br>GATE                    | STYLE 8:<br>PIN 1.<br>2.<br>3.  | DRAIN<br>GATE<br>SOURCE & SUBSTRATE | STYLE 9:<br>PIN 1.<br>2.<br>3.  | BASE 1<br>EMITTER<br>BASE 2           | STYLE 10:<br>PIN 1.<br>2.<br>3. | CATHODE<br>GATE         |
| STYLE 11:<br>PIN 1.<br>2.<br>3. | ANODE<br>CATHODE & ANODE<br>CATHODE | STYLE 12:<br>PIN 1.<br>2.<br>3. | MAIN TERMINAL 1<br>GATE<br>MAIN TERMINAL 2 | STYLE 13:<br>PIN 1.<br>2.<br>3. | ANODE 1<br>GATE<br>CATHODE 2        | STYLE 14:<br>PIN 1.<br>2.<br>3. | EMITTER<br>COLLECTOR<br>BASE          | PIN 1.<br>2.                    |                         |
| 2.                              | ANODE<br>GATE<br>CATHODE            | 2.                              | BASE                                       | 2.                              | ANODE<br>CATHODE<br>NOT CONNECTED   | 2.                              | ANODE                                 | 2.                              | NOT CONNECTED           |
| PIN 1.<br>2.                    | COLLECTOR                           | PIN 1.<br>2.                    | SOURCE<br>GATE<br>DRAIN                    | STYLE 23:<br>PIN 1.<br>2.<br>3. | GATE<br>SOURCE<br>DRAIN             | STYLE 24:<br>PIN 1.<br>2.<br>3. | EMITTER<br>COLLECTOR/ANODE<br>CATHODE |                                 | MT 1<br>GATE            |
|                                 |                                     | 2.                              | MT<br>SUBSTRATE<br>MT                      | 2.                              |                                     | PIN 1.<br>2.                    | ANODE                                 | STYLE 30:<br>PIN 1.<br>2.<br>3. | DRAIN<br>GATE           |
|                                 | GATE                                | PIN 1.<br>2.                    | BASE<br>COLLECTOR<br>EMITTER               | STYLE 33:<br>PIN 1.<br>2.<br>3. | RETURN                              | 2.                              |                                       |                                 |                         |

| DOCUMENT NUMBER: | 98ASB42022B               | Electronic versions are uncontrolle                                     | '           |
|------------------|---------------------------|---|-------------|
| STATUS:          | ON SEMICONDUCTOR STANDARD | accessed directly from the Document<br>versions are uncontrolled except | ' '         |
| NEW STANDARD:    |                           | "CONTROLLED COPY" in red.   |             |
| DESCRIPTION:     | TO-92 (TO-226)            |   | PAGE 2 OF 3 |



| DOCUMENT   | NUMBER: |
|------------|---------|
| 98ASB42022 | В       |

PAGE 3 OF 3

| ISSUE | REVISION  | DATE        |
|-------|---|-------------|
| AM    | ADDED BENT-LEAD TAPE & REEL VERSION. REQ. BY J. SUPINA. | 09 MAR 2007 |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |
|       |   |             |

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application of use of any product or circuit, and specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death. associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative